

80dB PSRR, Low Noise, RF, 300mA LDO in SOT23-5

DESCRIPTION

ETA5051 is a low-dropout (LDO) low-power linear voltage regulator features high power-supply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses. Its PSRR can be as high as 80dB and its noise level can be as low as 30μVRMS of output voltage noise at 2.8V output with a 0.1μF bypass capacitor. Therefore, ETA5051 is an ideal power supply for noise-sensitive applications such as RF transmissions, cellphones, CMOS sensors and audios etc.

ETA5051's output voltage is factory set and is housed in SOT23-5 package.


FEATURES

- High PSRR, 80 dB at 10Hz,70dB at 10Kz
- Low Noise, 30µVRMS
- Stable With a Wide Range of C5eramic Capacitor larger than 1µF
- Excellent Load and Line Transient Response
- Very Low Dropout Voltage
- 300mA output current

APPLICATIONS

- RF power
- Sensors
- Audio

TYPICAL APPLICATION




ORDERING INFORMATION

PART No.	TOP MARK	Top Mark Explanation	PART No.	TOP MARK	Top Mark Explanation
ETA5051V18S	b8 <u>YW</u>	b8= Product Code, <u>YW</u> = Date	ETA5051V285	c8YW	c8= Product Code, YW = Date
2F		Code	S2F		Code
ETA5051V25S	c5 <u>YW</u>	c5= Product Code, <u>YW</u> = Date	ETA5051V30S	d0 <u>YW</u>	d0= Product Code, <u>YW</u> = Date
2F		Code	2F		Code
ETA5051V28S	c8 <u>YW</u>	c8= Product Code, YW = Date	ETA5051V33S	d3 <u>YW</u>	d3= Product Code, <u>YW</u> = Date
2F		Code	2F		Code
PACKAGE	SOT23-5		Pcs/REEL	3000	



PIN 1CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may 5affect device reliability.)

VIN, EN, VOUT, FB, REFBP Voltage		0.3\	√ to 6V
Operating Temperature Range		40°C t	o 85°C
Storage Temperature Range		–55°C to	150°C
Thermal Resistance	θ_{JA}	$\theta_{\sf JC}$	
SOT23-5	.180	90	°C/W
Lead Temperature (Soldering 10sec)			.260°C
ESD HBM (Human Body Mode)			2KV
ESD CDM (Charged Device Mode)			1KV

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = 3.8V, V_{OUT} = 2.8V, unless otherwise specified. Typical values are at TA = 25oC.)$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
Input Voltage Range (1)		2.7		5.5	V	
Under Input Voltage Lock Out	Rising, Hysteresis=100mV		2.6		V	
Ground Current	0μA ≤ IOUT ≤ 200mA		170		μΑ	
Shutdown Current	VEN = 0V, 2.7V ≤ VIN ≤ 5.5V			1	μΑ	
Dropout Voltage (2)	IOUT = 200mA		135		mV	
Continuous Output Current				300	mA	
Output Current Limit	VOUT = 95%	350	600		mA	
Output Foldback Current Limit	VOUT = 0V		300		mA	
Line Regulation	VOUT + 1V ≤ VIN ≤ 5.5V			0.12	%/V	
Load Regulation	0μA ≤ IOUT ≤ 200mA	TI	0		mV	
	IOUT =100mA	1.768	1.8	1.832	V	
		2.455	2.5	2.545		
Vout Voltage		2.750	2.80	2.850		
vout voltage		2.799	2.85	2.901		
		2.946	3.0	3.054		
		3.240	3.3	3.360		
REFBP Voltage		1.188	1.200	1.212		
	Freq = 100Hz, IOUT = 10mA		80			
Power Supply Reject1ion Ratio	Freq = 1KHz, IOUT = 100mA	80			dB	
Fower Supply Reject non Ratio	Freq = 10kHz, IOUT = 100mA	70				
	Freq = 100kHz, IOUT = 100mA	60				
Output Noise Voltage			30		μVRM	
	Floating REFBP, lout=0		95			
Start-up time,	C _{REFBP} = 4.7nF, lout=0		105	105		
	C _{REFBP} = 10nF, lout=0	110				

ETA5051



PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
	C _{REFBP} = 33nF, lout=0		128		
EN pin input Logic Low	2.7V ≤ VIN ≤ 5.5V			0.5	V
EN pin input Logic High	2.7V ≤ VIN ≤ 5.5V	1.2			V
Thermal Shutdown	Rising, Hysteresis =30°C		150		°C


^{(1):} Minimum V_{IN} is 2.7 V or V_{OUT} + V_{DROPOUT} , whichever is greater.


PIN DESCRIPTION

PIN#	NAME	DESCRIPTION
1	VIN	Input Supply Pin
2	GND	Ground Pin
2	3 EN	Enable Pin. Drive it high to enable IC, drive it low to disable. EN can be connected to
3		IN if not used.
	REFBP	Reference Voltage Bypass pin. Bypass this pin to GND by an external capacitor to
4	KEFDF	improve PSRR performance at high frequency.
5	OUT	Output of regulator

TYPICAL CHARACTERISTICS

(Typical values are at T_A = 25°C unless otherwise specified.)








^{(2):} Only measure for options of VOUT higher than 2.7V because minimum of VIN be 2.7V.


ETA5051





















Startup Waveforms

Vin=4.2V, Vout=2.8V, Iout=300mA, No C_{bypass}



FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The ETA5051 family of LDO regulators has been optimized for application in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current, and enable-input to reduce supply currents to less than 1µA when the regulator is turned off.

Enable Sequence

ETA5051 is enabled when all below conditions happen. Otherwise, ETA5051 is in standby mode.

◆ EN pin voltage above Logic High level

ETA5051



- VIN is higher than Under-Voltage-Lock-Out Level.
- Junction Temperature is not at Over-Temperature Protection level.

Once all above conditions happen, ETA5051 first enable BANDGAP, and Pre-charge REFBP before enable internal 2.64V regulator and BIAS. Finally, when internal bias ready, ETA5051 enable LDO core.

ETA5051 is completed forced in shutdown mode when EN pin is at below LOGIC_LOW that supply current is less than $1\mu A$. Otherwise, part only shutdown the VOUT while other circuit still in operation. Once ETA5051 is in shutdown conditions, Output is discharged by $1k\Omega$ resistor.

Output Current Limit and Foldback Current Limit

ETA5051 family features an internal current limit. In normal operation, the ETA5051 limits output current to approximately 600mA. When current limiting engages, the output voltage scales back linearly until the over current condition ends.

In case output is in hard short conditions, ETA5051 also features an internal foldback limit that reduces the output current limit to a lower level, 300mA, then reduce power dissipation ratings of the package

Reference Bypass


ETA5051 provides a pin that bypass internal reference voltage with an external capacitor. This improves PSRR at high frequency and also help reduces output noise.

Over-Temperature Protection

Thermal protection disables the output when the junction temperature rises to approximately 150°C, allowing the device to cool down. When the junction temperature cools to approximately 120°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the device from damage as a result of overheating.

PACKAGE OUTLINE

Package: SOT23-5



unit: mm